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Abstract—A compact Verilog-A model of silicon-based junction
traveling-wave Mach-Zehnder modulator (MZM) is developed for
hybrid CMOS and photonic system-level simulation in Cadence
environment. Critical device functions such as the voltage depen-
dent change of refractive index, small-signal RLGC parameters
for the MZM arms are extracted from the photonic device
characterization from OpSIS foundry. Thermo-optical coefﬁcient
is also considered in the model. Simulation results including
electro-optic S21 is characterized for the phase modulator’s
bandwidth. Also, transient MZM operation with non-return to
zero (NRZ) data transmission at 10 Gb/s and 20 Gb/s rates are
demonstrated.
Index Terms—CMOS Photonics, Compact model, MZM, NRZ,
Verilog-A.
I. INTRODUCTION
S ILICON photonic platforms are emerging as importantenablers for high-speed data communication, as they com-
bine the large instantaneous bandwidth of the photonic devices
with signal processing abilities of CMOS electronics [1]. The
CMOS photonic paradigm also opens several opportunities for
the integrated circuit (IC) designers to adopt new techniques
from the photonic community and gainfully combine them
with conventional electronics to realize novel system-level
functionality. Further, designing CMOS circuits to interface
with silicon photonic devices requires high level of optoelec-
tronic integration. In the past, silicon photonic devices were
typically made by designers trained in optics, with specialized
device simulators and ﬁeld solvers, that are not at all compati-
ble with the traditional IC design ﬂow. There are commercially
available tools for photonic device and circuit simulation such
as Lumerical computational solutions [2]. Recent progress has
been made with optical system-level design tools such as the
Lumerical’s Interconnect [2]. However, such tools are speciﬁc
to photonic integrated circuits (PIC) simulation and cannot
be employed for hybrid optoelectronic system simulation,
where a SPICE-like solver is required for transistor-level
circuit simulations. Thus, IC designers that design circuits
for integration with silicon photonics, need compact photonic
device models which encapsulate both electrical as well as
optical properties for the Electrical-Optical (EO) hybrid cir-
cuit simulation. Verilog-A, a hardware description language
developed for behavioral modeling of analog circuits, is a good
candidate for addressing this essential need [3]. There has been
a general lack of such compact models for integrating silicon
photonic devices with CMOS electronics, and this work aims
to ﬁll the gap by systematically modeling a MZM device using
Verilog-A.
This paper presents a convenient and systematic design
methodology for modeling silicon traveling-wave MZM with
Verilog-A in Cadence environment. Section II explains the
working mechanism of the device. Section III describes the
compact modeling methodology with Verilog-A. Section IV
presents the simulated results from the developed model,
suitable for pre-silicon validation. Section V concludes the
paper.
II. MZM DEVICE MECHANISM
A top view illustration of the MZM fabricated by Op-
SIS/IME with a cross-section view of the lateral pn junction
arm is shown in Fig.1 [4]. The waveguide core consists of
lightly doped pn junction, intermediate density p+ and n+
regions for reducing series resistance without inducing exces-
sive optical loss, and heavily doped p++ and n++ implant
for contact [4], [5]. The working mechanism of the MZM
is described next. The DC light source at 1550 nm is split
evenly into two arms of the MZM, an electrical ﬁeld caused by
reverse-biased voltage applied on each of the pn junction arms
causes a change in the carrier density, which, in turn induces
a phase shift in the optical wave propagating in the MZM
arm. When combining the two paths of light together, they
interfere either constructively or destructively as seen at the
output depending on the E-ﬁeld selectively applied across their
arms. The electro-optic effect used to modulate optical phase
in such a device is based on free carrier dispersion mechanism,
which can achieve higher modulation speed than the forward-
bias carrier injection mechanism [4].
When the signal frequency is very high and the propagation
delay of the signal in the arm is signiﬁcant, the signal
should be treated as guided electromagnetic wave. Hence,
transmission line effects must be considered in such designs,
which will be further discussed later.
Let’s assume the input optical source with intensity of
I0 is evenly split into two, where one is traveling an extra
length of waveguide causes a phase bias (φDC) between the
two arms before reaching the phase modulator [4]. Usually
φDC has certain variation that must be tuned by changing the
wavelength of the tunable laser or by using a thermal tuning
method.
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Figure 1. Illustration of the traveling-wave MZM.
The phase shift, φtop and φbot, for the top arm and bottom
arm, are a function of the applied voltages, respectively. The
output intensity Iout is combined as Eq.1.
Iout =
I0e
j(φDC+φ0+φtop)
2
+
I0e
j(φ0+φbot)
2
(1)
where, φ0 is the phase introduced by in both of the arms
and expressed as (2π/λ)neff (V )L. Further, neff (V ) is the
voltage dependent effective refractive index of the waveguide
core. The optical power transfer function (Topt) of the MZM
can be derived in Eq.2.
Topt =
∣
∣
∣
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Iout
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∣
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∣
2
=
1 + cos (φDC +φtop −φbot)
2
(2)
We deﬁne Δφ = φDC + φtop − φbot as the absolute
phase difference between the two arms, where φDC can be ex-
ternally set to the quadrature bias point (π/2) in the developed
compact model to achieve the best linearity of modulation as
shown in Fig.2. While the small-signal phase shift induced in
the top arm and bottom arm, φtop and φbot, of the MZM
is caused by the change of refractive index modulated by the
applied voltage (V), are deﬁned as Eq.3. The MZM modulation
ﬁgure of merit, VπLπ , is deﬁned as the phase shift (Δφdut)
due to the applied voltage (Vapplied) on the length (Ldut) of
the arm, can be expressed as VπLπ = πΔφdutVappliedLdut[5]. For the lower voltage operation, longer MZM arms are
desired. However, longer the arm, the more optical loss will
be introduced.
φtop,bot =
2π
λ
·Δneff (V ) · L (3)
III. MZM VERILOG-A MODEL PARTITION
The traveling-wave MZM model shown in Fig.3 is parti-
tioned into three sub-blocks: power splitter, distributed phase
modulator and combiner. A 3-mm length for each of the arms
is used in the model. In order to display the units for optical
power (OptPower) and optical phase (OptPhase) in the unit
of Watts and radians, respectively, their natures should be
added explicitly as a Verilog-A discipline [6]. Since Verilog-
A doesn’t support complex numbers, the power intensity and
phase are processed separately in each of the MZM arms.
Finally, these quantities are combined in the combiner block.
At the core of the model lies the phase modulator module,
which is detailed later in section III B.
Figure 2. Characteristic optical power transmission function with phase
difference of a traveling-wave MZM.
A. Power Splitter
The power splitter is the ﬁrst block in the MZM, which
evenly splits the source. Different propagation delay and loss
scale (Eq.4) can be introduced by a longer length for one
waveguide than the other, as mandated by the phase bias.
The phase bias is not added in the splitter model but added
externally to the phase modulator. In Eq.4, c and α is the
speed of light and loss factor (dB per length), respectively.
c/neff is the wave velocity and a 0.3 dB/mm loss fac-
tor is used here for this undoped waveguide medium. By
using Verilog-A absolute delay operator, the output power
(Out) can be expressed with respect to the input source
(In) with a split coefﬁcient (k=0.5) as OptPower(Out) <+
absdelay(OptPower(In) ∗ loss ∗ k, prog−delay);.
prog−delay =
L · neff
c
and loss = 10−α·L (4)
B. Distributed Phase Modulator
Figure 4. Schematic of the distributed RLGC network of the MZM arm.
Each of the MZM arms is modeled using two sub-modules.
One is the distributed RLGC network for the electrical
component of the path as shown in Fig.4. Another sub-
module concerns with the optical phase modulation related
to Fig.5. In Fig.4, Rtl is a frequency-dependent metal
skin resistance, which changes from 2.5 Ω/mm at very low
frequencies up to 10 Ω/mm at 40 GHz. However, it is kept as a
constant (e.g. 5 Ω/mm at 10 GHz ) in the model for simplicity
and without losing accuracy at the same time. Moreover,
the value shown in the component description format (CDF)
parameter can be overwritten for other frequencies by editing
the object properties of the symbol in Cadence. Ltl and Ctl
are the inductance and capacitance between the metal traces,
respectively, which are also frequency-dependent [5]. The
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Figure 3. Schematic illustration of the developed Verilog-A MZM model.
transconductance (G) consists parasitic resistance (Rpn) and
capacitance (Cpn) from the electrodes to the edges of the pn
junction depletion region is explicitly included in the model.
The Cpn is primarily contributed by the depletion capacitor
of the pn junction, which varies with applied reverse-bias
voltage as shown in Fig.5 [4]. The RLGC parameters used
for the modeling at 10 GHz are listed in Table 1. For the
distributed elements which are concatenated to form the
MZM arm, the output phase of each of the stages reﬂects the
voltage-dependent phase-change induced by the current stage,
added to the phase from the previous stage. Voltage dependent
refractive index change derived from [4] is also plotted in
Fig.5. By using Eq.3 we can calculate the phase change along
each of the arms. Functions for the Cpn and Δneff curves
plotted in Fig.5 are extracted using a 4th-order polynomial
curve-ﬁt, shown in Eq.5 and Eq.6, respectively, which are
incorporated in the Verilog-A code. However, it should be
noted that the valid voltage range for the model is limited
to -0.3-4 V. The change of phase in one segment (φseg)
considering thermo-optic coefﬁcient of the refractive index
(dn/dT ), which is about 1.86 ×10−4/◦C [7], is included in
Eq.7. A ﬁtting coefﬁcient of 0.9 for the effective refractive
index is used in the model. As shown in Fig. 3, both arms
consist of one thousand distributed RLGC elements. The
output phase (PhaseOut) with respect to the input phase
(PhaseIn) expressed in Verilog-A absolute delay operator as:
OptPhase(PhaseOut) <+ absdelay(OptPhase(PhaseIn)
+ delta−phase, prog−delay);. Here, the parameter
delta−phase corresponds to φseg. The optical power
relation is the same as discussed above, except that the
loss factor (α) is 0.63 dB/mm is introduced for the doped
waveguide.
Cpn = 0.0023V
4
− 0.02V 3 + 0.06V 2 − 0.09V
+0.23 (fF/μm) (5)
Δneff = −6× 10
−7V 4 + 6.8× 10−6V 3 − 3× 10−5V 2
+10−4V − 6× 10−6 (6)
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Figure 5. The change of refractive index and pn junction capacitance as a
function of the voltage.
φseg =
2π
λ
[0.9 ·Δneff +
dn
dT
(T − T0)] · L (7)
Table 1. RLGC parameters at 10 GHz.
Rtl Ltl Rpn Ctl
5 Ω/mm 450 pH/mm 15 Ω ·mm 123 fF/mm
C. Combiner
The combiner block ﬁnally merges the optical power from
the two arms and is multiplied by the power transfer function.
The power transfer function is a function of the phase dif-
ference between the two arms described in Eq.2. As shown
in Fig.3, the phase difference can also also be probed for
veriﬁcation during the simulation.
IV. SIMULATION RESULTS
The electro-optic (EO) S21 of one arm is characterized by
performing S-parameter analysis in Cadence Spectre with the
RLGC parameters listed in Table 1, and is shown in Fig.6.
With a termination of 50 Ω, the -3 dB bandwidth is 13 GHz
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and 16 GHz, respectively, when is reverse-biased at 0 V and
1 V. From the EO S21 bandwidth, it can be predicted that
the bandwidth of the modeled MZM conﬁguration is about
15 GHz, which indicates that it can be best operating below
12.5 Gb/s (without equalization), if the system bandwidth
requirement is set to 1.2 times higher than the data rate.
However, it should be noted that the RLGC parameters used
here is best suited at 10 GHz bandwidth. The developed model
is used to demonstrate an NRZ data transmission. With a 1
mW optical source, modulated by a data rate of 10 Gb/s and
20 Gb/s 231 − 1 PRBS electrical voltage with an amplitude
of 1.2 V, respectively. The eye diagrams of the optical output
for both cases are plotted in Fig.7, which shows very good
eye opening at 10 Gb/s. The eye diagram further reveals that
the modulator exhibits more bandwidth limited inter-symbol
interference (ISI), and the amplitude is also decreased, as the
data rate goes up to 20 Gb/s. The simulated peak-to-peak jitter
is about 0.66 ps and 3.87 ps for 10 Gb/s and 20 Gb/s data-
rates, respectively. It achieves an extinction ratio (ER) of 10.2
dB and 9.6 dB for the each case, respectively.
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Figure 6. EO S21 of a 3-mm phase modulator reverse biased at 0 V and 1
V.
V. CONCLUSION
This work presents a Verilog-A model which can capture the
electrical and optical characteristics of a traveling-wave MZM
realized on a silicon photonic platform. With this compact
model, hybrid circuit simulation with CMOS transistors and
photonic devices becomes possible. Simulation results includ-
ing EO S21 is characterized for modulator bandwidth and
eye diagrams for data rate at 10 Gb/s and 20 Gb/s 231 − 1
PRBS NRZ data are demonstrated. Moreover, performance
parameters for a modulator such as the peak-to-peak jitter
and ER have been demonstrated . The proposed design and
simulation methodology is to be used for complex system and
circuit level simulations and can be extended to other photonic
devices. The simulated results for the design will be compared
with experimental results obtained from prototype chips in
future publications.
(a) 10 Gb/s
(b) 20 Gb/s
Figure 7. Simulated optical output eye diagrams of the MZM at (a) data
rate of 10 Gb/s, (b) data rate of 20 Gb/s 231 − 1 PRBS data.
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